UP PREV NEXT |
gate count 1357 number of cells 696 number of library cells 19 number of used cells 16 max fanin 17 max input capacitance 187 max internal fanout 36 critical path 0fF 2927 critical path 6fF 4157 |
|
aoi21
![]() | |
aoi22
![]() | |
oai21
![]() | |
oai22
![]() |
The addition of these cells improves both the speed and the density, 1.9% faster and 7.8% smaller.
For the BOOG synthesis step, these inverting complex gates' Prop delay has been set to 50ps, the same delay as the other inverting gates.
fanout -- delay-- x 1 17 187 1 aoi22v0x1 1 a2->z 298 111 2 oai21v0x1 4 a2->z 535 237 3 iv1v0x2 1 a->z 592 57 4 oai21v0x1 4 a2->z 830 238 5 iv1v0x2 1 a->z 886 56 6 oai21v0x1 4 a2->z 1124 238 7 iv1v0x2 1 a->z 1181 57 8 oai21v0x1 4 a2->z 1411 230 9 iv1v0x2 1 a->z 1467 56 10 oai21v0x1 4 a2->z 1690 223 11 iv1v0x2 1 a->z 1747 57 12 oai21v0x1 4 a2->z 1970 223 13 iv1v0x2 1 a->z 2027 57 14 oai21v0x1 5 a2->z 2305 278 15 xor2v0x1 2 b->z 2435 130 16 oai21v0x1 1 a2->z 2529 94 17 nd2v0x2 3 a->z 2645 116 18 iv1v0x2 2 a->z 2721 76 19 iv1v0x2 1 a->z 2779 58 20 nd2v0x2 1 b->z 2840 61 21 oai21v0x1 3 b->z 3009 169 22 xor2v0x1 1 b->z 3105 96 23 oai21v0x1 1 b->z 3189 84 24 nd2v0x2 2 a->z 3282 93 25 iv1v0x2 2 a->z 3357 75 26 an2v0x2 1 b->z 3462 105 27 oai22v0x1 2 a2->z 3612 150 28 an2v0x2 2 b->z 3741 129 29 an2v0x2 2 b->z 3868 127 30 nd2v0x2 1 b->z 3938 70 31 xnr2v0x1 0 b->z 4157 219 r 15 |
Table of synthesis results | |||||||
critical path (ps) | gate count | cell count | porosity | library cells | used cells | ||
synthesis 1 | 4279 | 1561 | 923 | 43% | 9 | 8 | basic inverters, NAND & NOR gates |
synthesis 2 | 4236 | 1472 | 792 | 45% | 15 | 12 | AND & OR gates |
synthesis 3 | 4157 | 1357 | 696 | 46% | 19 | 16 | AOI & OAI gates, 2/1 and 2/2 |
UP PREV NEXT |