|
xnr2 standard cell family |
2-I/P exclusive NOR gate |
||||||||
|
|
The XNOR gate is the sister to the XOR gate, and the same number of design variations exist. At the moment though, only the xnr2v0 has been designed, as this is the smallest. Compared to the xor2v0, the XNOR gate cannot be squashed into the same cell width, at least when the cell height is 72 lambda. |
||||||||
z:(a^b)' |
cell width |
power |
Generic 0.13um typical timing (ps & ps/fF), pin a. |
||||||
|
leakage |
dynamic |
tR=PropR+RampR×Load(fF), tF=PropF+RampF×Load(fF) |
|||||||
|
lambda |
0.13um |
nW |
nW/MHz |
PinCap |
PropR |
RampR |
PropF |
RampF |
|
| xnr2v0x05, b=0 |
68 |
3.74 |
1.06 |
15.2 |
3.4f |
86 |
4.90 |
83 |
4.29 |
| xnr2v0x1, b=0 |
68 |
3.74 |
1.83 |
23.0 |
5.2f |
81 |
2.80 |
81 |
2.53 |
| xnr2v0x05, b=1 |
68 |
3.74 |
1.06 |
19.3 |
3.4f |
107 |
7.36 |
113 |
5.33 |
| xnr2v0x1, b=1 |
68 |
3.74 |
1.83 |
29.9 |
5.2f |
104 |
4.35 |
103 |
2.99 |
|
|
|||||||||
|
|
|||||||||