| vlsitechnology.org /layout_rules /well | |
Well layout design rules | |
Design rules
| No. | Description | pharosc | sxlib | scmos-DEEP | scmos | Generic 0.13µm | |
|---|---|---|---|---|---|---|---|
| vsc | vx | ||||||
| 1.1 |
nwell width |
20 |
20 |
8 |
12 |
10 |
0.66 |
| 1.1 |
pwell width |
20 |
20 |
24 |
12 |
10 |
0.66 |
| 1.3 |
nwell space |
20 |
20 |
24 |
6 |
6 |
0.66 |
| 1.3 |
pwell space |
20 |
20 |
8 |
6 |
6 |
0.66 |
| 1.4 |
nwell – pwell space (overlap not allowed) |
0 |
0 |
0 |
0 |
0 |
0.00 |
Notes.
- The separations are for wells at the same potential. In analog design, use is sometimes made of wells at different potentials and then the minimum separations could be larger. In digital design, the PWELL is always at ground and the NWELL is at positive supply.
WELL layout design rules